

Notice of References Cited

Application/Control No.

10/062,993

Applicant(s)/Patent Under
Reexamination
TEIG ET AL.

Examiner

Phallaka Kik

Art Unit

2825

Page 1 of 2

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-2002/0178432	11-2002	Kim et al.	716/18
*	B	US-2002/0157063	10-2002	Besson, Thierry D.	716/1
*	C	US-6,618,835	09-2003	Garlapati et al.	716/3
*	D	US-6,519,754	02-2003	McElvain et al.	716/18
*	E	US-6,446,240	09-2002	Iyer et al.	716/2
*	F	US-6,421,818	07-2002	Dupenloup et al.	716/18
*	G	US-6,389,586	05-2002	McElvain, Kenneth S.	716/18
*	H	US-6,023,566	02-2000	Belkhale et al.	716/2
*	I	US-5,991,524	11-1999	Belkhale et al.	716/18
*	J	US-5,892,678	04-1999	Tokunoh et al.	716/2
*	K	US-5,787,010	07-1998	Schaefer et al.	716/7
*	L	US-5,537,330	07-1996	Damiano et al.	716/18
*	M	US-5,003,487	03-1991	Drumm et al.	716/18

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
/	U	NN78055443, "Automatic Remap", IBM Technical Disclosure Bulletin, Vol. 20, No. 12, May 1978, pp. 5443-5444 (5 pages).
✓	V	NN9411291, "Design of Portable Library using Parameterized Cells", IBM Technical Disclosure Bulletin, Vol. 37, No. 11, pp. 291-292 (4 pages).
/	W	Markovic et al., "FPGA to ASIC Conversion Design Methodology with the Support for Fast Retargeting to Different CMOS Implementation Technologies", Proceedings of 2000 22nd International Conference on Microelectronics", Vol. 2, 14 May 2000, pp. 703-706.
/	X	Tamiya, Y., "Delay Estimation for Technology Independent Synthesis", 1997 Proceedings of the ASP-DAC '97, Asia and South Pacific Design Automation Conference, 28 January 1997, pp. 31-36.

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References Cited

Application/Control No.

10/062,993

Applicant(s)/Patent Under
Reexamination
TEIG ET AL.

Examiner

Phallaka Kik

Art Unit

2825

Page 2 of 2

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-4,703,435	10-1987	Darringer et al.	716/18
*	B	US-6,453,447	09-2002	Gardner et al.	716/3
*	C	US-2003/0145288	07-2003	Wang et al.	716/2
*	D	US-6,543,037	04-2003	Limqueco et al.	716/6
*	E	US-6,546,541	04-2003	Petranovic et al.	716/18
*	F	US-6,539,536	03-2003	Singh et al.	716/18
*	G	US-6,519,609	02-2003	Touzet, Olivier	707/104.1
*	H	US-6,470,486	10-2002	Knapp, David	716/18
*	I	US-6,397,170	05-2002	Dean et al.	703/14
*	J	US-6,311,317	10-2001	Khoche et al.	716/18
*	K	US-6,080,204	06-2000	Mendel, David Wolk	716/7
*	L	US-5,903,466	05-1999	Beausang et al.	716/18
*	M	US-5,526,276	06-1996	Cox et al.	716/17

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Ruiz et al., "Design and Prototyping of DSP Custom Circuits Based on a Library of Arithmetic Components", Vol. 1, 9 November 1997, pp. 191-196.
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.